Design Force Advanced Packaging

Deal with the growing complexity in design space in handling high pin-counts

IC Package Design with CR-8000

Design Force offers an intuitive, integrated environment for designing single and multi-die packages for wire-bond, flip-chip, and high density advanced packaging. Designers can start designs with early prototype input of chip and package data from the library, reuse data from IC layout tools, and take advantage of parametric wizards to streamline the creation of the system

Unified environment

A unified environment to handle chip scale packaging (CSP), multi-chip modules (MCMs), and system-inpackage (SiP)

Automatic ball assignment with the ability to optimize complex routing solutions

Feasibility studies with advanced fan-out/fan-in and autorouting features to optimize package layer count

2.5/3D stacking structures handled in any configuration: stacked, adjacent, interposers, with wire bond and flip chip packages

Video Demonstration

Play 1:20 Play 5:19 Play 1:30

An intuitive, integrated environment for designing single and multi-die packages

With the Design Force native 3D platform, designers can easily implement and manage dense interconnects for wire bond or flip chip packages, and incorporate embedded component technology for advanced packaging and module design

A solution for high I/O count designs

Flip-chip methodology is commonly used for high I/O count designs. This methodology greatly reduces inductance, allows high-speed signals, and possesses better heat conductivity properties.

Redistribution Layer Design

An RDL (redistribution layer) is used to connect I/O pads to solder bumps. RDL congestion issues arise when a single layer in spite of manual routing is not enough to complete the routing for a sizable design due to sub-optimal I/O placement. Hence, in multiple die packaged systems for flip-chips, RDL routing is the key to packaging tradeoffs.

Feasibility analysis

To achieve a high performance and low cost chip-package-board system, early feasibility analysis is a must to allow physical constraints to be coupled to electrical requirements. The physical constraints are used to minimize total wire-length of the RDL routes, whereas the electrical requirements are used to ensure accurate signal-power ratio, low power consumption, reduced inductance and lower thermal effects.

Fan-in/fan-out routing

Designers can leverage a broad range interactive and automatic routing tools to reduce effort conducting fan-in/fan-out routing, automatic ball assignments on the package, and routing of the complete package.

Interface to best-in-class CAE tools

Design Force supports integrations to best-in-class tools from partners such as ANSYS, AWR, Agilent and Synopsys for RF, Full Wave FD/TD, power integrity, and thermal extraction and analysis. Design Force also contains native EMI, signal and power integrity analysis for eliminating design errors.

Utilities and wizards

Design Force includes an array of utilities and wizards to accurately define wire-bond profiles, bond pad placement, multi-die or bond-pad connections, managing the stacking of ICs with online design and manufacturing rule checks.

Related CR-8000 products

True co-design through hierarchical setup
November 19, 2018
Graphical Pin Manager
FPGA Pin Optimization
October 01, 2018
Design Force
3D Multi-board PCB Design

Got a Question? - Contact Zuken today

For more information on how Zuken can help your design process, contact Zuken today.
Contact us today