A Few Thoughts on Avoiding DDR4 Layout Problems


DDR4, the fourth generation of DDR SDRAM technology, is the latest and greatest SDRAM standard and will continue to be until the fifth generation is released. The new standard features a point-to-point architecture that offers superior timing margins. In theory, this should make signal integrity easier to achieve since the designer has more leeway in routing and length matching of the different bit, clock and address lines, assuming operation at the same data rates. But most real-world designs are going to take advantage of DDR4’s ability to double the maximum rate and in this case routability will actually be considerably more challenging than with DDR3.

Overcoming Crosstalk

The higher data rates of DDR4 increase the edge rate which in turn increases the propensity for crosstalk. A general rule of thumb is to space out adjacent signal traces at least three times the trace width in order to minimize coupling effects. But it’s often difficult to implement such large trace spacing, especially on smaller PCBs such as those used in smartphones. This conundrum is increased by the fact that SDRAM uses a source synchronous clocking scheme in which all the signals in each signaling group propagate in one direction at the same time. In cases where large trace spacing cannot be achieved, the next best choice is typically to route these traces on stripline – inner PCB layers – instead of microstrip – the outer layer. This is because one side of microstrip does not have a power plane, resulting in greater dispersion of electromagnetic waves which in turn leads to a greater propensity for crosstalk to occur.


Avoiding Vias When Practical

But nothing is simple in PCB design and routing on inner layers can also create complications when DDR4 signals travel through vias from one layer of a PCB to another. Capacitance and losses in the vias can produce signal integrity problems, especially in the short stubs formed by the extension of the vias plating through to the other side of the PCB. One approach to address this problem is to minimize layer changes by routing mainly in the outer layers to avoid layer changes. But since, as mentioned earlier, routing on the outer layer increases the tendency towards crosstalk, other measures may be necessary. For example, backdrilling with numerically controlled drills to reduce the via stub length can significantly lower the bit error rate of the interconnect.

Tune the Silicon to the Board

Cases where designers have control over the silicon provide an additional avenue to address potential DDR4 problems. Devices such as field programmable gate arrays (FPGAs) enable engineers to move pins around to reduce trace lengths. While ICs, packages and PCBs are typically designed with point tools whose interface requires time-consuming manual processes, a new integrated 3D chip/package board co-design environment enables engineers to see the IC, package and PCB simultaneously in one view to optimize tradeoffs between the pin placement and PCB routing, among other things. This new approach makes it much easier to, for example, swap pins between banks, to achieve better length control.

Nikola Kontic
Nikola Kontic
Solution architect
Nikola Kontic is a solution architect, working with Zuken’s PCB design tool suites. He works closely with customers to understand their challenges and help them maximize tool usage to meet their productivity and efficiency goals. Nik enjoys landscape photography while finding new and interesting places around the world to experience different cultures.
  • Blog
Mai 06, 2024
Abhilfe für den Fachkräftemangel im PCB-Design durch KI

Angesichts des Fachkräftemangels in vielen Branchen finden sich immer mehr Ingenieure in Positionen wieder, die Fähigkeiten erfordern, für die sie nicht speziell ausgebildet wurden. Was wäre, wenn wir diese Lücke mit Hilfe der KI-Technologie schließen könnten? Erfahren Sie mehr.

Read now
Reuse of Schematic and Layout Modules in PCB design
  • Webinare
April 16, 2024
Effiziente Aktualisierung von abgekündigten Bauteilen in PCB-Designs

Dieses Webinar wird demonstrieren, wie das Zuken CR-8000 Enterprise PCB Design System Aktualisierungen und Neugestaltungen automatisiert, um auf die Obsoleszenz von Komponenten zu reagieren. Erfahren Sie, wie Sie betroffene Module identifizieren, Designs mit einer schematischen Modulbibliothek aktualisieren und Layout-Änderungen intelligent unterstützen.

Watch Now
  • Blog
Januar 11, 2024
Herausforderungen bei der Nutzung von Künstlicher Intelligenz für das PCB-Design

Mit der Veröffentlichung von ChatGPT ist künstliche Intelligenz zu einem Thema geworden, das viele Emotionen ausgelöst hat. In unserem Blog gehen wir der Frage nach, ob KI zur Unterstützung von Zukens Kerngeschäft, der Lösung komplexer Designherausforderungen wie PCB-Layout und Routing, eingesetzt werden könnte.

Read now
Entwurfs-Techniken für das effiziente Design von DDR4 Speicher-Interfaces
  • Blog
Dezember 05, 2023
DDR4 Design Masterclass: Entwurfs-Techniken für das effiziente Design von DDR4 Speicher-Interfaces

Die derzeit weit verbreitete DDR4 Speichertechnologie stellt in der aktuellen Technologielandschaft oft eine schwierige Herausforderung im Designprozess einer elektronischen Anwendung dar. Finden Sie heraus, was zu beachten ist.

Read now