Using Enhanced Reinforce Via Functionality to Add Shielding Vias in CR-8000 Design Force

Tech Tip: Using Enhanced Reinforce Via Functionality to Add Shielding Vias in CR-8000 Design Force


In her recent blog post, Sandy Jones introduced the new reinforce via functionality in CR-8000 Design Force. Here is one very useful application of that new functionality.

Design Force features an option to shield signals when creating their routes. The shield option automatically inserts shielding side by side, above and below, or on all four sides of the signal being routed. Figure 1 shows a signal (blue trace in the middle) shielded on all four sides by the green conductors, which are connected to the ground.

Signal shielded on all four sides
Figure 1. A signal (blue) is shown shielded on four sides by ground conductors (green).

The 2018 Reinforce Via command now makes it simple to finish the shielding by adding vias all around the perimeter of this structure. On the ribbon, select the Track tab and locate the Padstack function. The Padstack function is also available in the Home tab. In the form that opens, select the option for Reinforce Via. As you’ll see in the parameters dialog, there are options to generate via patterns inside only, outside only, and both inside and outside. To generate the shielding vias, select the outside only option.

In the movie below, I specify various gaps between via centers, and I specify a distance of .015mm from the edge of the shield conductor to the via center. I then select the top and bottom layers and an image of the via pattern is shown. I can modify the pitch value to see what it looks like. Once I’m happy with the results, I click Execute to generate the vias.

Tom Whipple
Tom Whipple
Tom Whipple is a Solutions Architect in the Zuken SOZO Center. He has been with Zuken since January 2017. He previously worked for Cadence and VLSI Technology. He has Master of Science and Bachelor of Science degrees in Electrical and Computer Engineering from University of Arizona and Brigham Young University respectively.
  • Webinar
July 12, 2022
Analysis and constraint-driven PCB Design with CR-8000 using analysis of SerDes

Using the example of the analysis of SerDes transmission paths such as PCI Express, SATA or USB3, we explain the methodology of an analysis- and constraint-driven assembly development with CR-8000 Design Force.

Watch Now
  • Webinar
July 11, 2022
Electro Mechanical Design for Electronic Engineers:​ ECAD-MCAD Collaboration with CR-8000​

With its support of 3D, CR-8000 Design Force offers the possibility of validating PCB designs against the mechanical envelope. In this session you will learn how to use formats such as IDX and JT in Design Force or, alternatively, how to import native 3D data from various MCAD systems.

Watch Now
  • Blog
December 13, 2021
High Speed Design Demystified: LPDDR4 Design Explained

A trend towards low power design prevails in the electronics industry today and is not likely to change in the near future. This development is driven by many reasons but primarily by the performance and storage density demands of mobile devices, where a reduction of the power consumption is crucial to extending battery life without sacrificing the bandwidth. This comprehensive guide helps you mitigate LPDDR4 Design.

Read now
  • Webinar
September 15, 2021
CR-8000 with the Ansys Electronic Desktop

This webinar will introduce the use of the Ansys Electronic Database (EDB) format to share information from CR-8000 Design Force to Ansys, the advantages beyond the former ANF-based interface, and how this can help users be more effective and productive.

Watch Now