Power Integrity Analysis Performance

Boosting Power Integrity Analysis Performance by Introducing a Multi-Threading-Simulation Architecture

in CR-8000 Design Force 2022
Menu

The industry’s shift toward high-speed designs is evident everywhere. We can see it in motor control units (ECUs), in IoT technology, or in next-generation wireless communication devices. This shift defines new design challenges for PCB design engineers. In particular, the power distribution system behaviour of such a high-speed PCB, its parasitic effects, and the ability to predict its behaviour become a serious bottleneck in achieving high operating speeds. These issues are addressed to various extents in most PCB design flows by adding power-integrity simulation capabilities to the process.

When using complex numerical analysis tools, industrial users face three major concerns: accuracy, ease of use in the process, and overall performance/computing speed. Any CAD simulation software must overcome these concerns, and so must the solvers in the Zuken PI/EMI analysis environment CR-8000. The 2022 Release includes a new feature that will boost the performance of power integrity analysis through the use of multi-threading technology.

Zuken technology empowers growing PCBs

Zuken’s power integrity solution is remarkably user-friendly in its architecture, providing power integrity results such as IP-Drop quantities (e.g., current- and voltage-distributions) targeting potential trouble areas directly in the PCB design canvas with just a few clicks. The analysis speed of Zuken’s hybrid solver approach is also excellent compared to full-wave 3D-EM simulation approaches for this type of problem. In addition, the simulator is not impairing analysis accuracy at all and has been proven to produce good result correlations (see [1] for reference).

ir-drop-result-power-integrity-simluation
Figure 1: Example IR-Drop Result of a Power Integrity Simulation

Although the smart hybrid frequency domain solvers employed by the Zuken PI analysis already outperform most other PI simulation approaches, users are constantly expecting improvements as the boards subject to analysis continuously grow bigger (up to more than 18 layers, containing multiple power-plane pairs, dozens of power-rails and thousands of components where the majority often are decoupling capacitors eating up the PCB real estate).

There is a requirement to accelerate simulation performance by using the full processing power of modern multi-core CPUs. Therefore, it was obvious for Zuken’s R&D team to run some of the analysis processes in parallel.

The science behind the new feature

Parallel programming in general is a widely used concept with different implementation concepts. It can either describe complete processes ( -> multiprocessing) or only subtasks running distributed and/or parallel on the same machine or even on different machines (in that case often part of high-performance-computing attempts, HPC). Multi-threading as a mechanism refers to the simultaneous execution of multiple sequential groups of CPU instructions forming a so-called thread. These threads could run on a single processor or even in one of the multiple kernels or cores of modern processors. In fact, rather is not actually running instructions in parallel, but is permanently switching fast and efficiently between the different tasks by using an intelligent scheduling algorithm.

Intel introduced the hyper-threading (an Intel trademark) technology a couple of years ago, which allows a single processor to operate like two separate virtual processors for the operating system and for the applications and programs using it. The physical processor is divided into two logical or virtual processors and improves the performance of the CPU. Hyper-threading technology allows multiple threads to run on each core of a CPU. As IC manufacturers added more and more cores to CPUs, more instructions can be executed simultaneously by such a CPU at a time. Each physical core is then recognized by the operating system as two virtual (or logical) cores. A single processor can run two threads independently.

Made for parallel processing

The new multi-threaded software architecture of our PI/EMI analysis tool uses the hyper-threading architecture and separates different analysis tasks into sub-processes and threads, which are then executed, dispatched, and scheduled independently. Because power integrity analysis takes place in the frequency domain, it lends itself quite well to parallel processing, since each calculation per frequency can be performed individually by processing the other frequencies of interest.

multi-threading-options-power-integrity-simulation
Figure 2: Multithreading Options for PI Simulation

The user can set the number of allowed parallel threads under Options -> Analysis (to leave some CPU resources for other tasks like Microsoft Office, if desired). This number is limited to the number of the CPU cores or, in the case of a hyper-threading-enabled CPU, to twice the number of the CPU cores. The same applies to AMD’s so-called ‘Simultaneous Multithreading’ equivalent.

simulation-process-indicator
Figure 3: Simulation Progress Indicator showing the enabled number of Threads (six)

The achievable speed is more or less linear to the number of cores (threads) you free up to be used by the simulator (up to a certain saturation point of course).

multi-threading-speedup-propagation-cpu-core
Figure 4: Multithreading Speed-up in proportion to the number of CPU Cores

The PDN shown below (a board comprising an Intel Arria © FPGA with 2 DDR4 memories, simulation of the DDR4 core voltage) illustrates the impact on the simulation performance with real numbers. The computing time on my Dell Intel i9 laptop system with 8 cores (32GB main memory, 64bit Windows10) reduces from 3 minutes down to 20 sec when all threads are activated. This defines a serious improvement in the analysis efficiency, especially when evaluating different design alternatives for the PDN structure.

Power Integrity Analysis Result of a DDR4
Figure 5: PI Sample Result of a DDR4 Application

 

CR-8000 includes fully integrated signal integrity analysis and power integrity simulation tools to verify all aspects of your single or multi-board PCB designs.

Learn more

 

References:

[1] Brüning, Ralf, Kakerow, Ralf, Wagner, Torsten.; ” A Multistage ‘Power Integrity Surgery’ for the Design of Complex Automotive Electronic Control Units”, IEEE EMC&SI Symposium 2015, Santa Clara, CA, USA March 2015

Ralf Bruening
Ralf Bruening
Product Manager and Senior Consultant for Zuken EMC Technology Center in Paderborn.
Ralf works as Product Manager for High-speed Design Systems at the Zuken EMC Technology Center in Paderborn/Germany, responsible for product marketing and business development for the Zuken SI, PI and EMC analysis tools. He holds a diploma degree in computer science, electrical engineering and economics from the University of Paderborn. He has 30 years of experience in Electronics and EDA. He is regular speaker on international conferences, but is involved in European Funding project and standardization activities as well.