Zuken joins the UCLA CHIPS consortium

Zuken partners with UCLA Department of Engineering to develop cost effective IC manufacturing methodologies for heterogeneous computing

May 22, 2019 – Westford, MA, USA – Zuken has joined the UCLA Center for Heterogeneous Integration and Performance Scaling (CHIPS), a collaborative academic / industry research endeavor, to develop solutions to address the challenges associated with the growing demand for computing power in heterogeneous computing environments.

The UCLA CHIPS consortium consists of industrial partners from material suppliers, equipment manufacturers, foundries to system integrators, and includes support from universities and government agencies and industrial consortia, working collaboratively to develop new packaging technologies and system architectures and develop the next generation workforce. Zuken’s role in the consortium is to enable the team at UCLA CHIPS to utilize the system-level design capabilities of CR-8000 to layout and optimize interconnect structures between bare dies on the substrate level, along with using CR-8000 Design Force as part of the engineering curriculum to educate students in learning how to design and solve high-speed issues.

“Classical CMOS scaling has achieved an 3000X reduction in feature size over the last several decades”, explains Prof. Subramanian S. Iyer, Distinguished Professor at the UCLA Electrical and Computer Engineering and director of UCLA CHIPS. “Although it is still continuing, development and manufacturing costs are rising dramatically. At the same time, other aspects of the system such as the package and board miniaturization have not kept up, while the required effort for integrating more and increasingly diverse functions in a SOC approach is growing exponentially.” UCLA CHIPS is therefore looking beyond SOC integration at the system level: “At CHIPS we are focused on packaging and system level integration schemes to improve the overall system performance rather than improving the individual packaged components”, says Prof. Iyer.

 

Introducing a Moore’s Law for Packaging

UCLA CHIPS has pioneered the concept of small dielet integration directly on a Silicon-based interconnect fabric (Si IF) or a flexible Fan-out wafer-level Package (FlexTrate*). This allows for extremely tight integration of heterogeneous dies leading to a heterogeneous System on Wafer. Allowing us to scale the package significantly – a veritable Moore’s Law for packaging. Inter-die connections may be scaled from BGA pitches of several hundred microns to a few microns and inter-die spacing may be reduced down to 20 m. This allows for significant improvements in latency, bandwidth and energy per bit over conventional packages.

Through its ability to model and layout complex designs on a system level in 2D and 3D, Zuken’s CR-8000 electronic design environment is ideally suited to model the complex die stack-ups and interposer designs required by the Silicon Interconnect Fabric and FlexTrate paradigms. As part of its corporate commitment to engage with customers in the investigation of new solution approaches, Zuken is providing design tools and services both for the CHIPS initiative and for electrical engineering course work in the UCLA curriculum.

Targeted solutions for today’s complex product development requirements

Humair Mandavia, Chief Strategy Officer and head of Zuken’s SOZO Center in San Jose, CA, comments: “Our R&D team in San Jose has been established to collaborate more closely with our customers and partners in Silicon Valley and across the US to help identify new technologies and methodologies for hardware design. Our partnership with UCLA CHIPS is another example of this approach that is fruitful for both Zuken and our customers: It puts us into an ideal position to provide more timely and targeted solutions for today’s increasingly complex product development requirements.”

For more information, visit https://chips.ucla.edu/

– ends –

*About FlexTrate

FlexTrateTM uses biocompatible polydimethylsiloxane (PDMS) as the packaging mold compound in the Fan-Out Wafer Level Packaging (FOWLP), which offers significant advantage in reducing die shift, and wafer warpage compared to conventional epoxy-based molding compounds (EMC) due to its’ lower glass transition temperature and Young’s modulus values. The CHIPS FlexTrateTM  platform is also a key enabler of heterogonous integration on flexible substrates, where heterogeneous dies are integrated close to each other on a flexible substrate and interconnected using wafer level processes.

Source:  https://chips.ucla.edu/research/project/5

 

Press release text and images are available for download here

 

  • Blog
September 29, 2020
Tech Tip: How to Register a Command for the Tool List in CR-8000 Engineering Desktop

Many Designers are always asking Zuken how they can create their own user commands that will appear in the Tool List when doing a Right Mouse Button Click on a design under settings in the Engineering Desktop. User commands can be created and listed. This can be accomplished with minimal effort. It will be the designer’s responsibility to create a script that will be listed on the tool list.

Read now
  • Webinar
September 14, 2020
EMC for PCB Designers

In this presentation, an EMC minded PCB design approach is presented, allowing designers to understand which EMC rules will apply to PCB projects and how EMC analysis capabilities can be utilized in the CAD flow to reduce the risk of EMC compliance failure once the board is manufactured.

Read now
  • Blog
September 10, 2020
Powerful SI/PI/EMI PCB Simulation Environment Reduces Analysis Time by 86%

What do you do if your next project is high speed, with exceptionally stringent EMI requirements, and has to be complete in less time than you’ve ever developed a product before? When the Ontec team found themselves facing that predicament, they turned to Zuken. Why?

Read now
  • Blog
August 20, 2020
Exploring What’s New in CR-8000 2020

What drives the features that are added or updated in a new release?  The majority of the changes or additions in any Zuken tool release are customer-driven. Our customers provide valuable insight into emerging technologies, process and methodology changes, and the direction in which their EDA needs are taking them. This post focuses on the high points of the CR-8000 2020 release.

Read now

Got a Question? - Contact Zuken today

For more information on how Zuken can help your design process, contact Zuken today.
Contact us today