Signal Integrity In Practice – Live Hands‑On SI Class

A two‑day workshop where hardware engineers and SI specialists master Gen2 signal integrity through classroom instruction, hands‑on labs and software‑driven exercises.

Please note: This is not a Zuken‑run seminar; the class is independently taught by internationally recognized SI pioneer Donald Telian. Zuken’s role is limited to sponsorship of the venue and hospitality. All instruction and lab material are completely vendor‑neutral and tool‑agnostic, ensuring techniques you learn apply to any EDA environment.

Event Overview

Signal Integrity, In Practice demystifies high‑speed design by teaching straight‑forward, field‑proven SI processes. The class combines presentation, live demonstrations, guided labs and post‑class office hours so attendees can immediately apply what they learn to real projects. Attendees from previous cohorts now use these techniques on PCIe Gen5/6, DDR5 and other multi‑gigabit systems.

Why Attend?

  • Gen2 SI clarity: Understand what really fails at today’s data rates and how to fix it.
  • Hands‑on learning: Four practical labs using industry SI tools reinforce each concept.
  • Expert guidance: Ask your toughest questions during in‑class Q&A and office hours.
  • Actionable collateral: Take home lab files, cheat‑sheets and report templates.
  • Networking: Meet peers from across Europe solving the same high‑speed challenges.

 

Quick Facts

Dates: Wednesday 29 & Thursday 30 October 2025
Time: 08:00 – 17:00 CET each day
Venue: Munich Airport Business Centre, 85356 Hallbergmoos, Germany
Capacity: 50 engineers (first‑come, first‑served)
Fee: €1695 + VAT • includes breakfast, lunch & day‑one dinner
Early‑bird:   €1495 + VAT with code ZUearly until 31 Aug
Sponsors: Zuken

REGISTER NOW

 

Meet the Instructor

Donald Telian, Principal SI Consultant, Author & Industry Pioneer
Over a four‑decade career, Donald has become one of the most trusted voices in high‑speed design:

  • 40+ years of hands‑on SI engineering – from the first 33 Mbps PCI boards to today’s 112 Gbps PAM4 links.
  • Author of the definitive textbook Signal Integrity In Practice (available through SI Guys Press) – cited by DesignCon as a “must‑read” for new SI engineers.
  • Co‑founder of the IBIS Modeling Standard – helping the industry move from paper data sheets to portable behavioural models.
  • Consultant to 200+ product teams – his client list spans silicon vendors, medical devices, automotive ADAS, data‑centre ASICs and consumer electronics.
  • DesignCon best‑paper award winner & keynote speaker – recognised for translating complex theory into practical guidelines.
  • Tool‑agnostic instructor – teaches using open standards so techniques apply in any EDA flow (users of Altium, Cadence, Keysight, Mentor, Zuken and more have completed his course).

Whether you are wrestling with PCIe Gen5 eye closure or DDR5 timing, Donald’s methodical “Four Step SI Flow” gives you a repeatable path from hypothesis to sign‑off.

 

Course Outline

Time  Topic
 08:00 Continental breakfast & SI Hangout
 09:00 Gen2 SI & Serial‑Link Dominance
 09:30 The Primary Gen2 SI Failures Are Not What You Think
 10:30 Understanding & Fixing Discontinuities
 11:30 Lab 1: Feature Impedances & Discontinuities
 12:00 Catered lunch
 13:00 Hardware SI: Budgeting & Managing Loss
 13:30 Lab 2: Eyes, Loss, Gbps & BERs
 14:00 Yikes – I’ve Got Stubs! Route/Stack‑Up/Fab Secret Sauce
 15:30 Software SI: Equalisation Registers & Firmware
 16:00 Day 1 wrap‑up, optional 5 k run & hosted dinner

 

 Time  Topic
 08:00 Breakfast, Hangout & Day 1 Aha’s
 09:00 EQ Types, Pros/Cons & Impact on Eyes
 10:30 Lab 3: Deploying EQ Elements in a System
 11:00 Pulse Response & Eyes/EQ Optimisation
 12:00 Catered lunch
 13:00 Lab 4: Open Your Eyes Using EQ
 14:00 Friendly Class Competition
 14:30 Jitter, Standards, Measurements & DDRx
 15:00 Stack‑Ups, Layout, Templates & Cheat‑Sheets
 15:30 SI Futures – Where do we go from here?
 16:00 Course wrap‑up & office hours

Registration & Payment

Click Register Now to secure your seat via the SI Guys portal. Payment is handled by SI Guys; VAT invoice issued automatically. Zuken does not process payments.

REGISTER NOW

Frequently Asked Questions

Do I need to bring a laptop?
Yes. Lab instructions and software download links will be sent two weeks prior.

What software is used in the labs?
A free workshop MATLAB® license including SI and RF PCB Toolboxes for use in all hands-on labs.

Language of instruction?
English.

Travel & lodging?
The venue is a 10 min taxi ride from the airport. There are hotels in walking distance to the ABC Center; search for hotels in Hallbergmoos.

Contact

For more details, contact telian@siguys.com.

REGISTER NOW

2025-04-22-10_16_03-Greenshot-510x310
  • Press Release
mai 08, 2025
Zuken lance le CR-8000 2025 avec un support renforcé par l'IA pour la conception de circuits imprimés à haute vitesse et à haute densité

Explore CR-8000 2025’s latest AI and simulation upgrades for faster, more reliable schematic and layout design—optimized for high-speed, high-density electronics.

Read now
2025-04-22-10_16_03-Greenshot-510x310
  • Products
mai 08, 2025
Nouveautés de la version 2025 de CR-8000

La version 2025 de CR-8000 apporte des workflows de simulation améliorés, une co-conception 3D multi-cartes renforcée, un routage assisté par IA étendu et une synchronisation PLM plus étroite.

Read now
Z0603-IBM-Research-AI-Hardware-Center-3-510x310
  • Press Release
mars 24, 2025
Zuken rejoint le IBM Research AI Hardware Center pour développer des solutions matérielles de prochaine génération pour l'intelligence artificielle.

Zuken a signé un accord de développement conjoint avec IBM pour innover dans l'intégration 3D des circuits, accélérer le hardware pour AI et optimiser les workflows EDA. Cette collaboration se concentre sur l'intégration hétérogène de puces, l'évaluation des accélérateurs d'apprentissage profond, let les tests de fiabilité. Ce partenariat souligne l'engagement de Zuken à stimuler l'innovation dans la conception de puces alimentées par l'IA et les solutions de packaging de semi-conducteurs de prochaine génération.

Read now
AI Based PCB Place and Route
  • Webinar
mars 21, 2025
AI-Based PCB Place and Route

CR-8000 Webinar: Zuken recently announced the upcoming release of the industry’s first AI-based PCB place and route product - Autonomous Intelligent Place and Route (AIPR) - This webinar will examine how companies and users will benefit.

Watch Now